Processor performance crippled by large caches

The levels of verification that can be run on RTL are limited by the amount of time and compute resource available. Often it is deemed sufficient pre-silicon to have run simulations that will verified the booting of the Operating System